Abstract-In sensor network applications, the use of duty cycled ultra-low power wake-up receivers can significantly reduce overall power consumption. An important complement to previ ous investigations is to show that low-power wake-up receivers with good enough detection performance can be realized in hardware. In this paper we address this very issue by presenting the design, implementation, and sub-VT characterization of a digital back-end for such an ultra-low power WRx.
wake-up receiver (WRx) [4] , [5] . Here, the low power/low performance WRx is always on to monitor the channel con tinuously. Whenever the WRx detects a wake-up signal, the more power hungry main transceiver is powered up to take care of data transmission. With an always-on WRx there is no need for nodes to synchronize the communication to a periodic wake-up and the delay reduces accordingly, as compared to the aforementioned approach. The energy consumption per packet, however, becomes high in scenarios with rare data packets.
In [6] , [7] we introduce a Duty-Cycled Wake-up receiver Medium Access Control protocol (DCW-MAC), where the two approaches above are combined, i.e., a scheme where low power WRxs are combined with periodic channel-listening.
Similar to the first approach, the WRx is switched on peri odically to monitor the channel for a certain time period, and similar to the second approach, the WRx is designed for low power operation, well below the power consumption of the main transceiver. We have shown previously that with opti mized sleep intervals, duty-cycled low-power WRx schemes can outperform the other schemes both with and without delay requirements [6] . It is therefore of interest to further pursue this type of WRx schemes by looking at low-power hardware implementations.
Studies found in the literature on WRx hardware design mainly focus on the RF front-end architecture [8] , [9] and often address the always-on WRx scheme [10] . This work presents the design, implementation and sub-VT realization of a digital back-end for a duty-cycled WRx. Considering that the presented structure is new, comparisons with the state The digital back-end is a very important part of this and we investigate how its power consumption depends on required perfonnance and clock rate. In the following the structure of the WB is detailed and we propose an architecture for the digital back-end design.
A. Wake-up Beacon Packet Structure
A WE packet consists of a preamble, a destination node address and a source node address. Figure 2 shows a general structure of the WB. The preamble {Po ... Pm-l} is an m-bit sequence used to determine the starting point of a WB. The n-bit destination node address {do ... dn-1} is used to avoid energy cost due to overhearing, i.e., only the node where the packet is addressed should be activated. The n-bit source node address information {s 0 ... Sn-l } is needed if the WRx detects a WB. This infonnation is used in the destination address field of the acknowledgment packet transmitted back. The source node and the destination node address fields carry L-bit source and destination node identities, respectively, and we are able to address a network having up to 2L nodes. Each bit in the identity sequence is spread by a k-bit spreading code to compensate for the low performance of the analogue front-end.
Moreover, the ultimate goal is to design a WRx with a low probability of false alarm and a high probability of detection.
Therefore we select the preamble and spreading sequences from the family of the PN-sequences with high auto-and low cross-correlation properties.
B. Digital Back-end Architecture
The overall operation of the proposed digital back-end is illustrated in Fig. 3 . The digital back-end consists of two main elements: a matched filter and a threshold unit. The detection of a WB is perfonned in two stages. First the detected bits are fed to a filter matched to the preamble sequence. Whenever the output of the first matched filter exceeds a certain threshold we assume that the preamble is detected. The output of this stage then triggers the second stage of the digital back-end.
In the second stage the identity/address of the destination node is decoded. The receiving bits are matched to the known destination address, if the matched fi Iter output of the second stage is above a certain level the WB is declared to be present.
The proposed structure for the digital back-end has the advantage that it operates on bit-level, i.e., the matched filter uses one-bit coefficients. This has the advantage that only four different gates are required for hardware mapping, see Fig. 4 .
Moreover, summation of the tap branches is realized by a fully balanced adder tree, which keeps the idle time of the gates low, and thus reduces energy dissipation due to leakage.
Matched Filter implementation:
The matched filter is direct mapped as an finite impulse response (FIR) filter. The WB sequence is fed to registers during the initialization phase.
Correlation of the input signal with the WB sequence is performed by an XNOR, as depicted in Fig. 4 . Each filter a high probability of detecting a preamble erroneously which points to a wrong starting position. Assuming that the starting point of the WB (preamble) is detected, a high threshold increases the probability of an address detection resulting in higher probability of a WB detection. The probability of de tecting a WB carrying the address of other nodes increases by lowering the decision level in Threshold unit II. In this work, the decision level in Threshold unit II is fixed, i.e., selected as the midpoint between the expected output for the correct node address and the output of a nearest neighbor node in the sense that its address only differ by one bit. In the simulations we change decision level in Threshold unit I to illustrate the behavior of the WRx for different choices. Figure 5 presents the receiver operating characteristics (ROC) for a WB with a preamble of length 63 and address spreading of length 15. In this figure PD is the probability of detecting a WB carrying the correct node address during the first listening interval after the periodic WB transmission started. Correspondingly, PFA is the probability of detecting a WB addressed to another node. As it is shown in the figure, we get the best PD of 0.9 at the decision threshold 11 = 0.47. The 0.9 detection probability and 0.003 false alarm achieved, with the selected sequence length, are adequate for the proper operation of the DCW-MAC scheme. Increasing the threshold level reduces the probability of false alarms, but also has the unwanted effect of lowering the probability of detections. Lowering the threshold increases the probability of erroneously detecting WB preambles, which in turn results both low probability of (correct) preamble detection and low false alarm probabilities.
Both are direct results of an increasingly random position estimation of the WB starting point for low thresholds.
B. Sub-VT Characterization
The sub-VT characterization of a various matched filters is presented in Fig. 6 in terms of energy vs. clock frequency.
The characterization is performed as described in [11] . It is Characteristics of matched filters with increasing number of taps, energy per clock cycle at critical path speed.
C. Discussion
In the proposed back-end structure only one matched filter will be active while the other will be in idle mode, e.g., when the first filter monitors the channel for a preamble the second filter will be idle, and vice versa. The total energy cost is the sum of the energy of the active filter and leakage energy from the inactive filter. A better detection performance of the back-end may be desirable, as this has the potential to further reduce the power consumption of the entire system. This can be achievable by increasing the size of the preamble and/or the spreading code. This will lead to longer delays in the system, but considering IOu W as the target WRx power consumption the higher power consumption of the back-end is negligible.
IV. CONCLUSIONS
This paper proposes an architecture for a digital back-end of a duty-cycled WRx. The detection performance vs. the power consumption of the digital back-end is investigated for the presented WB structure. It is shown that with a highly sufficient level of detection performance, i.e., high PD and low PFA the total power consumption of the digital back-end is negligible in the total power budget.
